Home
last modified time | relevance | path

Searched refs:RVU_PF_VFPF_MBOX_INTX (Results 1 – 6 of 6) sorted by relevance

/linux-5.15/drivers/crypto/marvell/octeontx2/
A Dotx2_cptpf_main.c22 RVU_PF_VFPF_MBOX_INTX(0), ~0x0ULL); in cptpf_enable_vfpf_mbox_intr()
24 RVU_PF_VFPF_MBOX_INTX(1), ~0x0ULL); in cptpf_enable_vfpf_mbox_intr()
53 RVU_PF_VFPF_MBOX_INTX(0), ~0ULL); in cptpf_disable_vfpf_mbox_intr()
60 RVU_PF_VFPF_MBOX_INTX(1), ~0ULL); in cptpf_disable_vfpf_mbox_intr()
A Dotx2_cptpf_mbox.c154 RVU_PF_VFPF_MBOX_INTX(i)); in otx2_cptpf_vfpf_mbox_intr()
163 0, RVU_PF_VFPF_MBOX_INTX(i), in otx2_cptpf_vfpf_mbox_intr()
/linux-5.15/drivers/net/ethernet/marvell/octeontx2/nic/
A Dotx2_reg.h22 #define RVU_PF_VFPF_MBOX_INTX(a) (0x880 | (a) << 3) macro
A Dotx2_pf.c550 intr = otx2_read64(pf, RVU_PF_VFPF_MBOX_INTX(1)); in otx2_pfvf_mbox_intr_handler()
551 otx2_write64(pf, RVU_PF_VFPF_MBOX_INTX(1), intr); in otx2_pfvf_mbox_intr_handler()
557 intr = otx2_read64(pf, RVU_PF_VFPF_MBOX_INTX(0)); in otx2_pfvf_mbox_intr_handler()
558 otx2_write64(pf, RVU_PF_VFPF_MBOX_INTX(0), intr); in otx2_pfvf_mbox_intr_handler()
653 otx2_write64(pf, RVU_PF_VFPF_MBOX_INTX(0), ~0ull); in otx2_enable_pfvf_mbox_intr()
654 otx2_write64(pf, RVU_PF_VFPF_MBOX_INTX(1), ~0ull); in otx2_enable_pfvf_mbox_intr()
673 otx2_write64(pf, RVU_PF_VFPF_MBOX_INTX(0), ~0ull); in otx2_disable_pfvf_mbox_intr()
678 otx2_write64(pf, RVU_PF_VFPF_MBOX_INTX(1), ~0ull); in otx2_disable_pfvf_mbox_intr()
/linux-5.15/drivers/net/ethernet/marvell/octeontx2/af/
A Drvu.c2423 intr = rvupf_read64(rvu, RVU_PF_VFPF_MBOX_INTX(1)); in rvu_mbox_intr_handler()
2424 rvupf_write64(rvu, RVU_PF_VFPF_MBOX_INTX(1), intr); in rvu_mbox_intr_handler()
2430 intr = rvupf_read64(rvu, RVU_PF_VFPF_MBOX_INTX(0)); in rvu_mbox_intr_handler()
2431 rvupf_write64(rvu, RVU_PF_VFPF_MBOX_INTX(0), intr); in rvu_mbox_intr_handler()
2960 rvupf_write64(rvu, RVU_PF_VFPF_MBOX_INTX(0), INTR_MASK(vfs)); in rvu_enable_afvf_intr()
2972 rvupf_write64(rvu, RVU_PF_VFPF_MBOX_INTX(1), INTR_MASK(vfs - 64)); in rvu_enable_afvf_intr()
A Drvu_reg.h88 #define RVU_PF_VFPF_MBOX_INTX(a) (0x880 | (a) << 3) macro